
Monitoring and Safety Module

TPC Electronics meeting Bergen, 7 April 2005


Monitoring and Safety Module

- MSModule is the block in the RCU FPGA responsible of the communication between the DCS and the Board Controller (BC) to **monitor** the status of the Front End Cards
- In case of abnormal situation (interrupt) in the FECs, the module finds out the problem (what and where), handle the error and informs the DCS





Monitoring 1/6

- The DCS sends commands to the MSModule to monitor the FECs
- The commands must contain:
 - FEC address (branch and hardware address)
 - parameter (BC register address)
 - Write or Read operation
- This specifications are done using the address and data buses:




Monitoring 2/6





Monitoring 3/6




Monitoring 4/6

- Parameters in the Board Controller (Read only):
 - Temperature
 - Analog Voltage
 - Analog Current
 - Digital Voltage
 - Digital Current
 - L1 counter
 - L2 counter
 - Sampling clock counter
 - Data strobe counter
 - Status Registers
- Commands (allow broadcast)
 - Counters Latch
 - Counters Clear
 - Reset Status Register
 - ALTRO reset
 - BC reset
 - Start Conversion of the monitor ADC

→ readout from a 5-channel ADC in the FEC

Monitoring 5/6



Monitoring 6/6

Registers in the MSModule involved in the Monitoring process:

Front End Card Active List (FEC_AL): 32 bits

| | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|----------|----|----|----|----|----|----|----|----|----|----|----------|----|---|----|----|---|---|---|---|---|---|---|---|---|---|
| | BRANCH B | | | | | | | | | | | BRANCH A | | | | | | | | | | | | | | |
| x | с | В | А | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | x | В | А | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Result Register (RESULT): 21 bits




Error Register (ErrREG): 2 bits

| 1 | 0 |
|---|---------------------------------|
| Not acknowledge from the addressed FEC | Instruction to a not active FEC |

Safety 1/4


- When the MSModule receives an Interrupt it does not know which FEC asserted the signal
- It starts polling the active FECs (FEC_AL register) to identify the card and the error




- The errors are classified in "hard" and "soft" error:
 - Hard error \rightarrow the card is immediately switched off and removed from the FEC_AL
 - Soft error \rightarrow the error is masked in the FEC and the card is removed from the Readout List
- The MSModule writes the StatusMemory to inform the DCS



Status Memory: 16 bits x 32 words



Safety 3/4




Safety 4/4


Status Register

| 15 | 14 | 13 12 11 10 | | | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------------------------|--------|-------------|-------------|--|----|--------|-----------|----------------------------------|------------|------------|---------|---------|---------|---------|-----------|--|
| Interrupt source not | branch | FI | FEC address | | | Card | Hardware | missing sclk | alps error | paps error | dc > th | dv < th | ac > th | av < th | temp > th | |
| Identified | | | | | | ON/OFF | Interrupt | BC Configuration Status Register | | | | | | | | |

Error Handling in the DCS card



Error Handling in the DCS card



Present status

Completed tested

- All the functions of the BC:
 - Write/Read the configuration parameters
 - Read all the parameters of the board (temp, voltages, currents, counters ...)
 - Error flags
 - Interrupt assertion
- The communication between the MSModule and the BC
- The communication between the DCS card and the MSModule
- The Error Handling in the MSModule

Performance:

- The Local Slow Control network runs at a clock frequency of 5 MHz.
- The protocol requires the transmission of a large number of control words. A single 16data bit transaction, e.g., requires 8 µs.
- When an interrupt occurs, the RCU starts polling the error/status register of all FECs of one branch. This action could require up to 100 µs in the case of a readout partition with 13 FEC/branch.