

---

# Front End Card and Readout Backplane Status

Alice TPC Meeting – Heidelberg 12-13 February 2004

*Roberto Campagnolo*

presentation available at <http://cern.ch/ep-ed-alice-tpc/>

---

# Alice TPC Front End Card – status 1/2

---

- **October – December 03 : 50 FECs from Note-Xperi ( Lund ) delivered and tested at CERN :**

3 class of errors:

1. Altros' memory single bit stuck ( 6 chip out of 400 ) – expected, because the test procedure in Lund was not yet the complete one.
2. Pasas' single channel not working ( 1 chip out of 280 ) – baselines' steady state wrong
3. Errors in assembly : 6 Cards ( 12 % )

# Alice TPC Front End Card – status 2/2

---


- **January 04: Completion of the radiation test campaign in Oslo:**

Last components irradiated ( p-beam at 60 MeV ) :


- 20 Tantalum capacitors from AVX and Kemet (2.2, 10, 15 and 22 $\mu$ F)  
( irradiated up to ~120 Krad, no variations in C and ESR )
- 4 Schottky diodes from Philips ( BAT54)  
( irradiated up to ~400 Krad, no variations in  $V_{\gamma}$  )
- 4 BJT transistors from Motorola (MMBT2222ALT1)  
( irradiated up to ~400 Krad, variations of 10% in Vce-sat at ~120KRad )
- 6 Voltage references from Micrel (LM4040-2.5 ; LM4041-1.2)  
( linear drift with irradiation for 2500mV: 1% output variation at ~ 45 Krad )  
( 1225mV model : stable up to ~ 300 KRad )
- 5 Operational Amplifiers from Texas Instruments (OPA4364AI)  
(spikes in output when irradiation reaches ~140KRad )

- **February 04 : Launched production of 200 Cards ( 4.6% of Alice ! )**


# Radiation Tests (Oslo, past 19-20 January)





# Tantalum caps : AVX 15uF , 10 V




# BJT MMBT2222ALT1



# Reference Voltages LM4040-2.5 and LM4041-1.2




# OPA 4364 – Operational Amplifier





# Readout Backplane – Status




- All the backplanes have been designed
- No differences in the RCU connectors positions ( despite the different topology of the FECs)
- Backplanes for C2 and C6 have been manufactured and tested (very good signal integrity)

Overall TPC : 36 trapezoidal sectors ( 216 crates )

# Readout Backplane design

## Technology :


4 Layers , Class 4 , flexible PCB  
( 4 x 35 $\mu$ m Cu + 3 x 200 $\mu$ m FR4 )




## Electrical Characteristics:

- 76 ohm - Impedance controlled signal lines
- Low resistance ( $\sim 10$ mOhm) and Low Inductance ( $\sim 8$ nH) lines for Termination Voltage distribution

# Backplane Mechanical aspects 1




# Backplane Mechanical aspects 2



**FECs SIDE  
Connectors' Locking Mechanism**


# 25 FECs Readout Partition ( 3200 channels )




# End of presentation

---

# TPC IROC



# Alice TPC Front End Card - schematics



Back End Connectors  
→ Backplane


- Modifications on:**
- Card Switch and re-Conf. !
  - LDOs default state
  - Board Controller
  - ALTROS TSTMode addr'ing
  - Clock signals 'tap-off'

Front End Connectors  
w/ additional GND conn.  
→ Detector PADs



I2C and  
Power Supply  
connectors




# New Feature: FPGA re-conf. without ALTROs' conf. losing



# Low Drop Out Regulators Section



# Acex 1K30 SRam FPGA based Board Controller



# Tap-off resistors for M/Drop clock signals distribution

