FEC - PCI based RCU tests

G.S.I. - Darmstadt, 11 December 2001

Roberto Campagnolo – CERN


OUTLINE


• Interface Cards Overview

Tests and Measurements


• Future work

PCI based RCU and the Mezzanine Card






FEC-INTERFACE (PMC CARD)




DDL-SIU CONNECTOR

PLDa based RCU test set-up



Front End bus behaviour in the PLDa set-up



PLDa-based RCU main hints

- April 01: Development of the 32 bit PMC mezzanine card (CERN)
- June 01 : VHDL MODEL of the RCU's interface to DDL-SIU (Bergen-J.Lien)
- July 01: Test of PCI-RCU + PMC mezzanine +
 DDL-SIU emulator:
 (transmission of single words to DDL-SIU emulator) (CERN and Bergen)
- October 01 : VHDL code for the RCU's interface to FEC (Bergen J.Lien)
- November 01: Readout of events from a 32 bit Front End Card (CERN - R.Campagnolo)

PLDa-based RCU future work:

• Enhancement of the FPGA code in the PLDa card to include the new ALTRO communication protocol (Bergen)

• Development of a 40 bit mezzanine card (CERN)

by the end of February 2002