ALICE Club 2005

The TPC Front End Electronics – Progress report

Roberto Campagnolo – CERN Ph-Ed

Llice

TPC FEE Collaboration:

- Bergen
- ➤ CERN
- Darmstadt
- Frankfurt
- ➤ Heidelberg
- ≻ Lund

Outline

The ALICE TPC Front End Electronics

Progress overview of the main components :

- Front End Card (FEC)
 - Shaping Amplifier (PASA)
 - Digitizer and digital processor (ALTRO)
 - Board Controller
- Readout and Control Backplane
- Readout Control Unit (RCU)
 - Functions and performance
 - FPGA radiation strategy
 - Prototyping status

Integration with the Detector :

- TPC Field Cage prototype in hall 167
 - PASA and ALTRO performance
- Test Beam at T10
 - System noise and TPC on-line monitor

Conclusions and future work

ALICE TPC readout components



Front End Card Overview 1/3



PASA Production and Test Summary



- Noise:
- Conversion gain:
- 12mV / fC 188ns

560e (12pF)

- Shaping time:
- Power consumption: 11mW / ch

- process: AMS CMOS 0.35 mm
- area: 18 mm2
- ER samples (500 chips): Sep '03
- full delivery (49359 chips): Jan '04
- Completion of mass test: Jun '04
- yield (working chips): 94%
- Yield: 83% |CG| < 5%, |PT| <5%, |BSL| < 5%

Front End Card Overview 2/3



ALTRO Production and Test Summary



Front End Card Overview 3/3



The Board Controller logic



Alice TPC FEE

The Front End Card Mass Production and Test – Status Report



Production of 4800 FEC

- Contract signed in Dec '03 (Note-Xperi @ Lund)
- Pre-series of 50 boards with good quality (Feb '04)
- Pre-series of 200 boards (May '04)
- Full production started in Oct '04
 - Reached a production rate up-to 400 boards/week with 2100 boards delivered so far
 - Production quality is surveyed at CERN by testing 5x lots of 50 boards (5% of the full production)
 - 2 lots received and tested @ CERN : Yield > 90%

Test sites

• Frankfurt (mass test), and CERN (production quality survey)

Test Procedure

- Verification of the supply voltages and currents
- Combination of the PASA and ALTRO tests
- Test of FPGA, Readout and Control Network interfaces
- All information stored in the ALICE Detector Construction Database

Status

- Hardware: test bench and test procedures (semi-automatic) fully operational
- Software: Control, Acquisition and Analysis ready
- Projected test rate: 80 boards / dd \rightarrow 1600 boards / mm
- Starting from end of February \rightarrow Full mass test completion by April 2005

FEC Mass Test – Card Tester in Frankfurt



Signal injector card

Test signal generator

Outline

The ALICE TPC Front End Electronics

Progress overview of the main components :

- Front End Card (FEC)
 - Shaping Amplifier (PASA)
 - Digitizer and digital processor (ALTRO)
 - Board Controller
- Readout and Control Backplane
 - Readout Control Unit (RCU)
 - Functions and performance
 - FPGA radiation strategy
 - Prototyping status

Integration with the Detector :

- TPC Field Cage prototype in hall 167
 - PASA and ALTRO performance
- Test Beam at T10
 - System noise and TPC on-line monitor

Conclusions and future work

Readout Backplane – example of readout partition



Readout Backplane - Electrical and Mechanical details



Readout Backplane – Status report



Outline

The ALICE TPC Front End Electronics

Progress overview of the main components :

- Front End Card (FEC)
 - Shaping Amplifier (PASA)
 - Digitizer and digital processor (ALTRO)
 - Board Controller
- Readout and Control Backplane
- Readout Control Unit (RCU)
 - Functions and performance
 - FPGA radiation strategy
 - Prototyping status

Integration with the Detector :

- TPC Field Cage prototype in hall 167
 - PASA and ALTRO performance
- Test Beam at T10
 - System noise and TPC on-line monitor

Conclusions and future work

FEE Architecture and Components: the Readout Control Unit



Readout Control Unit – Bottom Side



ALICE TPC FEE progress report, 14 Feb 05

– Readout related:

- FEE Initialization
- Distribution of the trigger and clock signals
- Dataflow control

by the ALTRO bus (VME-like custom bus)

- Slow Control related:
 - Supervision and monitoring:
 - FEE Power-on procedure
 - FEE Status parameters (Temperature, Voltages, Currents, Counters, ...)
 - Interrupt and error handling

by the Local Slow Control bus (I2C-like custom bus)

Typical configuration data per partition: 350 Kbytes,

they can be transferred to the RCU both via the DDL or via the DCS link





(The readout time is dependent by the event size)



Outline

The ALICE TPC Front End Electronics

Progress overview of the main components :

- Front End Card (FEC)
 - Shaping Amplifier (PASA)
 - Digitizer and digital processor (ALTRO)
 - Board Controller
- Readout and Control Backplane
- Readout Control Unit (RCU)
 - Functions and performance
 - FPGA radiation strategy
 - Prototyping status

Integration with the Detector :

- TPC Field Cage prototype in hall 167
 - PASA and ALTRO performance
- Test Beam at T10
 - System noise and TPC on-line monitor

Conclusions and future work

• SEU in RCU FPGA

Expected numbers of SEUs for the different scoring regions in the TPC detector

	μ-absorber side					
Sector	1	2	3	4	5	6
SEU/(FPGA s) [x 10 ⁻⁶]	2.4±0.4	2.0 ± 0.4	1.6 ± 0.3	1.1 ± 0.2	0.9 ± 0.2	0.8 ± 0.1
	non-absorber side					
SEU/(FPGA s) [x 10 ⁻⁶]	1.6 ± 0.3	1.3 ± 0.2	0.9 ± 0.2	0.7 ± 0.1	0.6 ± 0.1	0.5 ± 0.1

• Errors per run (4 hours) per TPC system

RCU	3.7 (Altera Apex 20KE)
SIU	1.0 (Altera Apex, new version with Actel pAsic ready soon)
DCS	1.9 (Altera Excalibur, with ARM hardwired processor)

• SRAM based FPGAs

- Error rate is so low that one can cope with it if SEUs can be detected instantenously and FPGA can be reconfigured in real-time
- ALTERA FPGAs do not provide real-time readback of configuration data
- Better choice: XILINX Virtex-IIPro FPGAs
 - Real-time (= while running) readback of configuration data for verification
 - Partial reconfiguration while running



- Decide to migrate RCU-FPGA to XILINX
- Select appropriate device w.r.t. resources (e.g. number of I/O cells)
- Decide to keep DCS board unchanged (it can tolerate the possible failure rate)
- Port RCU design to new development environment
- Verify expected performance under irradiation :
 - XILINX test @ OCL in August
 - System test @ TSL Q1 2005 with large beam spot

Readout Control Unit – Xilinx FPGA radiation tests



New RCU – Final prototype



Outline

The ALICE TPC Front End Electronics

Progress overview of the main components :

- Front End Card (FEC)
 - Shaping Amplifier (PASA)
 - Digitizer and digital processor (ALTRO)
 - Board Controller
- Readout and Control Backplane
- Readout Control Unit (RCU)
 - Functions and performance
 - FPGA radiation strategy
 - Prototyping status

Integration with the Detector :

- TPC Field Cage prototype in hall 167
 - PASA and ALTRO performance
- Test Beam at T10
 - System noise and TPC on-line monitor

Conclusions and future work

hall 167 - Integration of FEE components with the Detector



ALICE TPC FEE progress report, 14 Feb 05

First integration with the detector



On top of the Field Cage measurements under different conditions, the test allowed:

- To complete the PASA characterization
- > To verify the performance of the Tail Cancellation and Moving Average Filters of the ALTRO
- > To qualify the FEC grounding scheme.

(see 'TPC sector tests results' by L. Musa and 'Cosmic ray measurements with TPC prototype' by M.Kowalski and M.Ivanov in the previous Alice Clubs)

Outline

The ALICE TPC Front End Electronics

Progress overview of the main components :

- Front End Card (FEC)
 - Shaping Amplifier (PASA)
 - Digitizer and digital processor (ALTRO)
 - Board Controller
- Readout and Control Backplane
- Readout Control Unit (RCU)
 - Functions and performance
 - FPGA radiation strategy
 - Prototyping status

Integration with the Detector :

- TPC Field Cage prototype in hall 167
 - PASA and ALTRO performance
- Test Beam at T10
 - System noise and TPC on-line monitor

Conclusions and future work

Beam test @ CERN (T10)

Configuration for the Test-Beam (May 2004)

IROC in Field Cage prototype readout with:

43 FECs (5500 channels , ~1 % of Alice TPC) connected to 2 RCUs by

4 branches of ALTRO readout backplanes.

2 DCS boards interfaced to the RCUs and connected to the TTC, 2 SIUs for the DDL

'Realistic' Power supply distribution: Wiener500 with 40 m. cables





Noise Level



Example of a channel sampled at 10 MHz

Full IROC

Noise average level : ~ 0.65 ADC counts (r.m.s.) \approx 700 e⁻ [TDR: <1000e⁻]

(Results from the T10 test beam activity reported by J. Baechler in the 22.11.04 Alice Club talk)

TPC On-line Monitor - Beam tracks





On-line Monitor status:

- Recently upgraded to the latest version of DATE
- Completed the mapping of the IROC and OROC pads

Outline

The ALICE TPC Front End Electronics

Progress overview of the main components :

- Front End Card (FEC)
 - Shaping Amplifier (PASA)
 - Digitizer and digital processor (ALTRO)
 - Board Controller
- Readout and Control Backplane
- Readout Control Unit (RCU)
 - Functions and performance
 - FPGA radiation strategy
 - Prototyping status

Integration with the Detector :

- TPC Field Cage prototype in hall 167
 - PASA and ALTRO performance
- Test Beam at T10
 - System noise and TPC on-line monitor

Conclusions and future work

2004 has been a crucial year for the ALICE TPC Front End Electronics

Lot of progress, in particular :

Front End Card and main components:

- → delivery and mass test of 49500 **PASA**
- → mass test of 44000 ALTRO chip
- → Integration of the Card with other detector components gave excellent results
- → Mass production of 4800 cards, 400 of them already tested with yield higher than 90%

The design of the **Readout Backplanes** has been **finalized**: mechanical and electrical tests fully satisfactory. Mass production of 950 units will start after completion of integration tests with the SSW and the final RCU)

The **final prototype** of the **Readout Control Unit** is now available for validation tests.

□ Final RCU prototype validation (Feb / March 05)

□ 6 FEE partitions - sector test @ Cern (March 05)

Verify expected full system performance under irradiation
(System test @ TSL-Uppsala March 2005 with large beam spot)

□ Mass Production and Test of the RCU (April – June 05)

□ Mass Production and Test of the Backplanes (April – May 05)

Thank-you for your attention_

End of presentation