





DRAWING


EDMS REF: X	VERSION: 3	PCB: X	SYSTEM: X
REF: 50026002		TITLE: ACTEL PROASIC	
DIV. PH-ED-DTA 1211 GENEVA 23 SWITZERLAND		ABBREV: PROASIC	PAGE: 2/15
IT/CE		LAST_MODIFIED=Thu Jun 30 14:27:07 2005	DATE:
		DESSIN: A. JUNIQUE	ETUDE: PH-ED-DTA





IO DCS_ADC_IN[2..1]

DRAWING			
EDMS REF: X	VERSION: 3	PCB: X	SYSTEM: X
REF: 50026002		TITLE: DCS_CON	
 DIV. PH-ED-DTA 1211 GENEVA 23 SWITZERLAND	ABBREV: DCS	PAGE: 3/15	
	LAST_MODIFIED=Thu Jun 30 11:35:12 2005		
	DESSIN: A. JUNIQUE	ETUDE: PH-ED-DTA	DATE:












DRAWING		EDMS REF: X		VERSION: 3		PCB: X		SYSTEM: X	
REF: 50026002		TITLE: POWER_REGULATOR							
 DIV. PH-ED-DTA 1211 GENEVA 23 SWITZERLAND		ABBREUV: PR		PAGE: 4/15		LAST_MODIFIED=Thu Jun 30 11:37:00 2005			
		DESSIN: A. JUNIQUE		ETUDE: PH-ED-DTA		DATE:			



CMC_Cc39..01 IO

DRAWING

EDMS REF: X	VERSION: 3	PCB: X	SYSTEM: X
REF: 50026002		TITLE: CMC_CON	
 DIV. PH-ED-DTA 1211 GENEVA 23 SWITZERLAND	ABBREV: CMC	PAGE: 5/15	
	LAST_MODIFIED=Thu Jun 30 11:48:50 2005		
	DESSIN: A. JUNIQUE	ETUDE: PH-ED-DTA	DATE:



FOR ROCKET I/O'S USE FERRITE SMD_BLM18AG102S-MURATA
INSTEAD OF 00 OHM STRAP RESISTORS

DRAWING REF: 50026002




CERN DIV. PH-ED-DTA 1211 GENEVA 23 SWITZERLAND

TITLE: VIRTEX-II PRO VP7


ABBREVI: VIRTEX PAGE: 7/15


LAST_MODIFIED: Thu Jun 30 14:10:38 2005

DESSIN: A. JUNIQUE ETUDE: PH-ED-DTA DATE:



DRAWING

EDMS REF: X	VERSION: 3	PCB: X	SYSTEM: X
REF: 50026002		TITLE: VIRTEX DECOUPLING	
 DIV. PH-ED-DTA 1211 GENEVA 23 SWITZERLAND	ABBREV: VD	PAGE: 8/15	
	LAST_MODIFIED=Wed Jun 29 15:50:58 2005		
	DESSIN: A. JUNIQUE	ETUDE: PH-ED-DTA	DATE:



DRAWING

EDMS REF: X

VERSION: X

PCB: 3

SYSTEM: X

REF: 50026002

TITLE: POWER_SUPERVISORS



DIV. PH-ED-DTA
1211 GENEVA 23
SWITZERLAND

ABBREV: PWRS


PAGE: 9/15

LAST_MODIFIED=Thu Jun 30 11:49:37 2005


DESSIN: A. JUNIQUE

ETUDE: PH-ED-DTA

DATE:








DRAWING

EDMS REF: X	VERSION: 3	PCB: X	SYSTEM: X
REF: 50026002		TITLE: GTL_DRIVERS	
 DIV. PH-ED-DTA 1211 GENEVA 23 SWITZERLAND	ABBREV: GTL	PAGE: 10/15	
	LAST_MODIFIED=Thu Jun 23 16:44:40 2005		
	DESSIN: A. JUNIQUE	ETUDE: PH-ED-DTA	DATE:

IO FEB_AC39..0

IO FEB_CTRLA[13..0]

- FEB_CTRLA<0> --> ERROR
- FEB_CTRLA<1> --> DSTB
- FEB_CTRLA<2> --> ACKN
- FEB_CTRLA<3> --> TRSF
- FEB_CTRLA<4> --> L2
- FEB_CTRLA<5> --> L1
- FEB_CTRLA<6> --> WRITE
- FEB_CTRLA<7> --> CSTB
- FEB_CTRLA<8> --> RST
- FEB_CTRLA<9> --> RDO_CLK
- FEB_CTRLA<10> --> INTERRUPT
- FEB_CTRLA<11> --> SC_DIN
- FEB_CTRLA<12> --> SC_OUT
- FEB_CTRLA<13> --> SC_CLK



GTL_FEB_AC39..0

GTL_FEB_CTRLA[13..0]

DRAWING

REF: 50026002




DIV. PH-ED-DTA
1211 GENEVA 23
SWITZERLAND

TITLE: FRONT_END_BUS_A GTLP_BUFFERS

ABBREV: FEBAGB PAGE: 11/15


LAST_MODIFIED: Thu Jun 30 14:13:57 2005

DESSIN: A. JUNIQUE ETUDE: PH-ED-DTA DATE:










- FEB_CTRLB<0> --> ERROR
- FEB_CTRLB<1> --> DSTB
- FEB_CTRLB<2> --> ACKN
- FEB_CTRLB<3> --> TRSF
- FEB_CTRLB<4> --> L2
- FEB_CTRLB<5> --> L1
- FEB_CTRLB<6> --> WRITE
- FEB_CTRLB<7> --> CSTB
- FEB_CTRLB<8> --> RST
- FEB_CTRLB<9> --> RDO_CLK
- FEB_CTRLB<10> --> INTERRUPT
- FEB_CTRLB<11> --> SC_DIN
- FEB_CTRLB<12> --> SC_OUT
- FEB_CTRLB<13> --> SC_CLK

DRAWING		
REF: 50026002	TITLE: FRONT_END_BUS_B GTLP_BUFFERS	
	DIV. PH-ED-DTA	ABBREV: FEBGB
	1211 GENEVA 23	LAST_MODIFIED=Thu Jun 30 14:16:35 2005
	SWITZERLAND	DESSIN: A. JUNIQUE
	ETUDE: PH-ED-DTA	DATE:




DRAWING


EDMS REF: X	VERSION: 3	PCB: X	SYSTEM: X
REF: 50026002		TITLE: FRONT_END_BUS_CON	
 DIVPH-ED-DTA 1211 GENEVA 23 SWITZERLAND	ABBREV: FEBC	PAGE: 13/15	
	LAST_MODIFIED=Thu Jun 23 16:45:30 2005		
	DESSIN: A. JUNIQUE	ETUDE: PH-ED-DTA	DATE:




FEB_CTRLA<0>	-->	ERROR
FEB_CTRLA<1>	-->	DSTB
FEB_CTRLA<2>	-->	ACKN
FEB_CTRLA<3>	-->	TRSF
FEB_CTRLA<4>	-->	L2
FEB_CTRLA<5>	-->	L1
FEB_CTRLA<6>	-->	WRITE
FEB_CTRLA<7>	-->	CSTB
FEB_CTRLA<8>	-->	RST
FEB_CTRLA<9>	-->	RDO_CLK
FEB_CTRLA<10>	-->	INTERRUPT
FEB_CTRLA<11>	-->	SC_DIN
FEB_CTRLA<12>	-->	SC_OUT
FEB_CTRLA<13>	-->	SC_CLK



DRAWING


EDMS REF: X	VERSION: 3	PCB: X	SYSTEM: X
REF: 50026002		TITLE: FRONT_END_BUS_A_CON	
 DIV. PH-ED-DTA 1211 GENEVA 23 SWITZERLAND		ABBREV: FEBAC	PAGE: 14/15
DESSIN: A. JUNIQUE		LAST_MODIFIED=Thu Jun 30 14:18:06 2005	
ETUDE: PH-ED-DTA		DATE:	



IN LUPECL_FEB_SCLKBN
 IN LUPECL_FEB_SCLKBP
 IN CSWB[13..1]

FEB_CTRLB<0> --> ERROR
 FEB_CTRLB<1> --> DSTB
 FEB_CTRLB<2> --> ACKN
 FEB_CTRLB<3> --> TRSF
 FEB_CTRLB<4> --> L2
 FEB_CTRLB<5> --> L1
 FEB_CTRLB<6> --> WRITE
 FEB_CTRLB<7> --> CSTB
 FEB_CTRLB<8> --> RST
 FEB_CTRLB<9> --> RDO_CLK
 FEB_CTRLB<10> --> INTERRUPT
 FEB_CTRLB<11> --> SC_DIN
 FEB_CTRLB<12> --> SC_OUT
 FEB_CTRLB<13> --> SC_CLK

DRAWING

EDMS REF: X	VERSION: 3	PCB: X	SYSTEM: X
REF: 50026002		TITLE: FRONT_END_BUS_B_CON	
 DIV. PH-ED-DTA 1211 GENEVA 23 SWITZERLAND		ABBREV: FEBBC	PAGE: 15/15
LAST_MODIFIED=Thu Jun 30 14:18:40 2005		DESSIN: A. JUNIQUE	ETUDE: PH-ED-DTA
		DATE:	