

Readout Control Unit Status

- **Overview**
- **RCU card and sub-cards**
- Status of different modules/tasks
- **Milestones**




RCU Main Building Blocks






RCU Main PCB Top View




RCU Main PCB Bottom View




TTCrx/ DCS Mezzanine Board







RCU card with FEC



Internal and external connections


• Internal

- Connections from the FECs via backplane to the RCU MB
- Connections from RCU MB to TTCrx/DCS board via 144 pin connector
 - Includes programming interface from TTCrx/DCS board to RCU MB
- Connections from RCU MB to SIU card via CMC connectors
- Possible JTAG to TTCrx/DCS board from neighbour TTCrx/DCS board

• External

- Trigger information on Optical Link
- Data stream from SIU to DAQ on Optical link
- Power to RCU MB which is distributed to the DCS and the SIU boards
- Ethernet to TTCrx/DCS board

Configuration Scheme



RCU design Web Page

🐔 FEC - Microsoft Internet Explorer	P	×
Datei Bearbeiten Ansicht Favoriten Extras ?		ŗ
🕞 Zurück 🔹 🕑 🕤 📓 🚮 🔎 Suchen 🤶 Favoriten 🔇 Medien 🤣 😥 🗟 🕁 🔛 🕒 💭 🖤		
Adresse 🐔 D:\rcu\index.htm 🕥 💽 Wechseln zu	Links	>>
Read out Control Unit		^
🗸 Back 📕 Home 🖌 Up 🔹 Next		
Read out Control Unit (revision 1.1 - Oct '03)		
 Schematics (pdf) Components numbering top (pdf) Components numbering botom (pdf) Pinning table EP20K200EFL-BGA672 (genereated from Capture Cis) (xls) More to come PCB GERBER files () 		
Lay01. <u>pdf (top)</u> Lay02. <u>pdf</u> Lay03. <u>pdf</u> Lay04. <u>pdf</u> Lay05. <u>pdf</u> Lay06. <u>pdf</u> Lay07. <u>pdf</u> Lay08. <u>pdf</u> Lay09. <u>pdf</u> Lay10. <u>pdf</u> Lay11. <u>pdf</u> Lay12. <u>pdf (bottom)</u>		

Status of external Communication

- RCU <-> DCS DIM Server Client Scheme over ethernet (Presented by Christian Kofler)
- RCU <-> Trigger VME based test setup (VP 110 CPU board running LINUX, TTCvi – Bergen) Developed during summer 2003 at Cern
- RCU <-> DiU pRORC or HRORC based Test setup
 - RCU <-> FEC

Front End Card Interface (Presented by Bernardo Mota)

Milestones

Milestones:

- Design Document:
- Module interface definitions:
- Module functional definitions:
- Implementation of the essential modules:
- Radiation tests: Oslo Cyclotron Uppsala TSL
- Schematic design
- PCB Layout:
- Engineering prototype:
- Test Firmware
- Hardware/Firmware integration
- Partial System Integration
- Qualification of the final design
- Production
- Mass.production test
- RCU ready for installation:

1st ed Finished Finished **Finished** June/July 2003 **Partially finished October/November 2003** November 2003 Finished August 2003 **Finished September 2003 Finished October 2003** December 2003 December 2003 January 2004 October 2003-March 2004 Apr. 2004-July 2004 August 2004 - March 2005 October 2004



• Migration to Actel