








DRAWING		EDMS REF: X	VERSION: X	PCB: X	SYSTEM: X
REF: 30022030		TITLE: TSTCARD V3			
 DIV. 1211 GENEVA 23 SWITZERLAND		ABBREV: TSTCARD_V3		PAGE: 1	
		LAST_MODIFIED= Tue Mar 4 10:54:16 2003			
IT/CE		DESSIN: A. JIMENEZ	ETUDE: A. JIMENEZ	DATE:	

8 7 6 5 4 3 2 1


E D C B A




DRAWING


EDMS REF: X	VERSION: X	PCB: X	SYSTEM: X
REF: 30022030	TITLE: INTERFACE		PAGE: 6
DIV. 1211 GENEVA 23 SWITZERLAND	ABBREV: INT		LAST_MODIFIED= Tue Mar 4 11:02:40 2003
	DESSIN: A. JIMENEZ	ETUDE: A. JIMENEZ	DATE:


8 7 6 5 4 3 2 1



DRAWING


EDMS REF: X	VERSION: X	PCB: X	SYSTEM: X
REF: 30022030		TITLE: CLOCKGEN	
 DIV. 1211 GENEVA 23 SWITZERLAND		ABBREV: CGEN	PAGE: 2
		LAST_MODIFIED= Tue Mar 4 10:54:10 2003	
DESSIN: A. JIMENEZ	ETUDE: A. JIMENEZ	DATE:	






DRAWING

REF: 30022030




DIV. 1211 GENEVA 23 SWITZERLAND


TITLE: FPGA	
ABBREV: FPGA	PAGE: 5
LAST_MODIFIED= Tue Mar 4 10:57:52 2003	
DESSIN: A. JIMENEZ	ETUDE: A. JIMENEZ
DATE:	



MONITORING ADC
3.3 V SUPPLY
TC1173-3.3




INTERFACE AND OSCILLATORS SUPPLY



Provide Copper Cladding
1 x 1 cm


FPGA 2.5V SUPPLY



VDD = ALTRO 2.5V Digital
ADVCC = ALTRO 2.5V Analog
VCC = Interface and Oscillators 5V
P2V5 = FPGA, ClockBuf & Translators 2.5V
P3V3 = Monitoring ADC Supply 3.3V
GND = Digital Ground
AGND = Analog Ground


Provide Big Copper Cladding
1 x 2 cm

REFERENCE VOLTAGE





AGND AND GND JOINED UNDER REGULATOR

ALTRO ANALOG 2.5 V



ALTRO DIGITAL 2.5 V



DRAWING

REF: 30022030

CERN
DIV.
1211 GENEVA 23
SWITZERLAND

TITLE: SUPPLIES

ABBREV: SUP PAGE: 4

LAST_MODIFIED= Tue Mar 4 10:53:25 2003

DESSIN: A. JIMENEZ ETUDE: A. JIMENEZ DATE: