

Front-End Card Interface of the RCU

- Readout network (ALTRO Interface)
- Local Slow Control

RCU: functional overview




Block diagram



Readout network

- 1. Provides communication between the RCU and the ALTRO chips for Configuration and Readout.
- 2. Provides a simple and direct interface, as slave, to the DDL-SIU, DCS -Trigger Board and the RCU master.
- 4 different memories
 - INSTRUCTION MEM -> ALTRO commands and macros
 - DATA MEM -> Double "ping-pong" data buffer. One channel black event/buffer
 - PEDESTAL MEM -> Replica of ALTRO Ped. Memory.
 Used for both test and configuration purposes
 - RESULTS MEM -> Stores value of registers read from ALTRO
- Decoder
- Counter Table
- FSM

Readout Network: FSM Hierarchy




Readout network: RCU Macro Instructions Sequence used in hardware test

INSTRUCTION MEMORY				
Add		sing the BC	Write Configuration Status of the BC to enable	
		a to BC	the ALTROs and the PASA	
Addres		TRG CONFIG	Configure the ALTROs with the number of	
Data		TRG CONFIG	samples per event	
	PM	WRITE	Macro Writing a full ALTRO Pedestal Memory	
A	Address of Pedestal MEM Mode Register		Configure ALTRO pedestal memory to generate	
	Data of Ped	estal MEM Mode	event from data previously stored	
	SI	WTRG	Send L1 Trigger to the processing chain	
		VAIT		
		/PINC	Send L2 Trigger	
		HRDO	Readout of the specific channel	
		END		

Local Slow Control

- Dedicated bus connection RCU BC (I²C Protocol)
- Configure the power state of all FECs
- Monitor power and temperature
- Interrupts
- Read status parameters (errors)


Slow Control: block diagram RCU



Slow Control: block diagram Board Controller (FEC)

RCU is able to

- write and read the Register Table
- send commands



Registers Table

Th New locks borff to encapierant Stands dan the doi black part of the first three for the first three for

Reg. Addr	Mnemonic	Reg. Name	Width	Acc. Mode	Allow Bcast	Meaning
01	T_TH	Temperature Thr.	10	R/W	Υ	Maximum Temperature Threshold
02	AV_TH	AV threshold	10	R/W	Υ	Minimum Analog Voltage Threshold
03	AC_TH	AC threshold	10	R/W	Υ	Maximum Analog Current Threshold
04	DV_TH	DV threshold	10	R/W	Υ	Minimum Digital Voltage Threshold
05	DC_TH	DC threshold	10	R/W	Υ	Maximum Digital Current Threshold
08	TEMP	Temperature	10	R	N/A	Temperature Value
09	AV	Analog Voltage	10	R	N/A	Analog Voltage Value
0A	AC	Analog Current	10	R	N/A	Analog Current Value
0B	DV	Digital Voltage	10	R	N/A	Digital Voltage Value
0C	DC	Digital Current	10	R	N/A	Digital Current Value
10	L1CNT	L1 Counter	16	R	N/A	Number of L1 Trigger Received
11	L2CNT	L2 Counter	16	R	N/A	Number of L2 Trigger Received
12	SCLKCNT	Sampling clk counter	16	R	N/A	Sampling Clock counter
13	DSTBCNT	Data Strobe Counter	8	R	N/A	Number of Data Strobe in the last Read - Out
14	CSR0	Configuration Status 0	14	R/W	Υ	Interrupt – Mask Register
15	CSR1	Configuration Status 1	14	R	N/A	Error Status Register
16	CSR2	Configuration Status 2	16	R/W	Y	Card Configuration Status Register


Registers Table, commands

Reg. Addr.	Mnemonic	Reg. Name	Width	Acc. Mode	Allow Bcast	Meaning
18	CNTLAT	Counters Latch	1	W	Y	Latch L1, L2, SCLK counters
19	CNTCLR	Counters Clear	-	W	Υ	Clear L1, L2, SCLK counters
1A	CSR1CLR	Config Status Reg1 Clear	-	W	Υ	Clear Error Status Register
1B	ALRST	ALTRO Reset	-	W	Υ	Reset all the ALTROs
1C	BCRST	BC Reset	-	W	Υ	Set default values in registers of BC
1D	STCNV	Start Conversion mADC	-	W	Υ	Start Conversion / Readout Monitor ADC


Registers Table

Reg. Addr	Mnemonic	Reg. Name	Width	Acc. Mode	Allow Bcast	Meaning
01	T_TH	Temperature Thr.	10	R/W	Y	Maximum Temperature Threshold
02	AV_TH	AV threshold	10	R/W	Y	Minimum Analog Voltage Threshold
03	AC_TH	AC threshold	10	R/W	Y	Maximum Analog Current Threshold
04	DV_TH	DV threshold	10	R/W	Y	Minimum Digital Voltage Threshold
05	DC_TH	DC threshold	10	R/W	Y	Maximum Digital Current Threshold
08	TEMP	Temperature	10	R	N/A	Temperature Value
09	AV	Analog Voltage	10	R	N/A	Analog Voltage Value
0A	AC	Analog Current	10	R	N/A	Analog Current Value
0B	DV	Digital Voltage	10	R	N/A	Digital Voltage Value
0C	DC	Digital Current	10	R	N/A	Digital Current Value
10	L1CNT	11 Counter	16	R	N/A	Number of L1 Trigger Received
11	from ADC (AD7417):			R	N/A	Number of L2 Trigger Received
12	12 SGLKCNT Sampling clk.counter			Temr	neratu	re sensor
13	DSTBCNT	Data Strobe Counter	8 8	R	N/A	Number of Data Strobe in the last Read - Out
1D	STCNV	Start Conversion mADC	-	W	Y	Start Conversion / Readout Monitor ADC

Readout of the ADC



SC Interface: Sequence used in hardware test



Test Set - up

- Using the R&C backplane with several FECs and the new RCU board
- Status Analyzer
- Pattern generator

Using an adaptor card with the CMC connectors for stimuli and probing


- R/O clock generated with a 40 MHz quartz oscillator
- Sampling clock is derived from r/o clk using the FPGA PLL
- Firmware uploaded using the ALTERA Byte Blaster

Some pictures ...









Present Status

- Readout Network
 - Basic FEC communication functionality, tested OK
 - Read/Write ALTRO registers
 - Configure Pedestal Memories
 - Send L1-L2 triggers and Event Readout
 - No electrical or timing problems were detected OK
- Slow Control
 - Access to the Register Table to write and read from RCU, tested OK
 - Answers to the commands, tested OK
- Still to be accomplished: X
 - Integration with other RCU modules
 - Testing of the full chain: PASA ->DDL/DCS
 - Answers to the interrupt line from the FEC