


TPC FRONT END ELECTRONICS


Approaching the production

CERN – 21 June 2002

FEE TEAM: Bergen
CERN
Darmstadt TU
Darmstadt GSI
Frankfurt
Heidelberg
Lund
Oslo




FEE ARCHITECTURE




GLOBAL ARCHITECTURE

Each TPC Sector is served by 6 Readout Subsystems




PRE-AMPLIFIER SHAPING AMPLIFIER (PASA) MAIN FEATURES



16-ch Amplifier / Shaper (PASA)

- ◆ CMOS 0.35 μm (AMS)
- ◆ Area: 16.7 mm²
- ◆ Power: 12 mW / ch
- ◆ Gain: 12mV / fC
- ◆ Noise: 400 e
- ◆ Crosstalk: $< 0.4\%$



CHIP LAYOUT


OUT

THE PASA CONTEST

1.2 μm 9.36 mm²




0.35 μm 5 mm²




Nr. CH: 16
POWER/CH: 47mW
NOISE (12pF): 722 e

Nr. CH: 9
POWER/CH: 7.25mW
NOISE (12pF): 670 e

Nr. CH: 16
POWER/CH: 12mW
NOISE (12pF): 400 e



PERFORMANCE OF PASA EMBEDDED IN FEC





Parameter	Requirement	Measured (preliminary)
Noise	1000 e	$(700 + 13/pF)$ e
Conversion gain	12mV / fC	11.8 mV / fC
Shaping time	190ns	190ns
Non linearity	<1%	< 0.35%
Crosstalk	<0.3%	<0.4%
Power consumption	< 20mW / ch	12mW / ch
Area		16.7mm ²

MILESTONES

- ◆ January '02: delivery of 40 samples of final PASA
- ◆ Feb - Apr '02: test of PASA in stand-alone mode
- ◆ May '02: integration of PASA in the FEC
- ◆ June '02: test of PASA connected to the IROC
- ◆ July '02: delivery of additional 200 samples
- ◆ July '02: engineering run
- ◆ October '02: full production

FEE ARCHITECTURE






16 channels in 2002

TPC FEE – ALTRO: SUMMARY OF THE PROTOTYPING ACTIVITIES




1998	1999	2001
CHANNELS / CHIP: 1	CHANNELS / CHIP: 4	CHANNELS / CHIP: 1
POWER / CH: 120mW	POWER / CH: 80mW	POWER / CH: 16mW
PRICE / CH: 50CHF	PRICE / CH: 8CHF	PRICE / CH: 5CHF




- MAX SAMPLING CLOCK 40 MHz
- MAX READOUT CLOCK 60 MHz

16-ch signal digitizer and processor


- ◆ HCMOS7 0.25 μm (ST)
- ◆ area: 64 mm^2
- ◆ power: 16 mW / ch
- ◆ prototype delivery: Feb '02
- ◆ 300 samples fully tested
- ◆ delivery of 4×10^4 chips: Dec '02




ALTRO TEST SETUP




ALTRO TEST BOARD



16 CHANNELS IN ONE SHOT




EFFECTIVE NUMBER OF BITS (ENOB)



ENOB vs Frequency

Effective Number of Bits vs Input Frequency




Quartz Jitter:
25ps r.m.s.

Amplitude Uncertainty:

$$4 \cdot f_{in} \cdot \text{jitter} \cdot 2^{10}$$

0.5 bits at 4.8 MHz

Crosstalk and Digital Noise




CHANNEL-TO-CHANNEL CROSSTALK

$F_{in} = 1 \text{ MHz}$	0.05 LSB rms	(-80 dBc)
$F_{in} = 5 \text{ MHz}$	0.2 LSB rms	(-68 dBc)


Dynamic Range of a 10-bit ADC: 60 dB

Differential and Integral Non-Linearity




Chip performance


ENOB vs Analog Vcc




ENOB vs Duty Cycle



ENOB vs Sampling Frequency




Digital Power Consumption vs Sampling Frequency



FUNCTIONAL VALIDATION: ALTRO CONTROL PANNEL

Baseline Correction 1



Mode
f(t) - fpd

VPD
508

FPD
0

Power Save

Polarity
Norm Inv

Write PM from File

Write All PM from File

Multi-Event Memory

Event Buffers
4 8

empty full

Write Pointer 0

Read Pointer 0

Available Buffers 4

Last Event Length 0

Errors

- Readout Error
- Trigger Overlap
- Instruction Error
- Parity Error

SEU

Interface

- Double Upset
- Simple Upset

Memory Unit

- Double Upset
- Simple Upset

Tail Cancellation Filter

Enable

K1 0.99560	L1 0.99237
K2 0.80395	L2 0.76893
K3 0.75737	L3 0.76547

Baseline Correction 2

Enable

LO Threshold 7	HI Threshold 7
Presamples 1	Postsamples 1

Zero Supression

Enable

Offset
0

Glitch Reject Off

Threshold
0

Presamples
0

Postsamples
0

Trigger

Samples per Event 0

Trigger Delay 0

Pretrigger 0

Trigger Counter 136

0 Channel

Chip Address 0

Read All
Write All


Verify on Write

Unwritten Changes


Verification Error

Tx/Rx Error

FUNCTIONAL VALIDATION




FRONT END CARD (128 CHANNELS)




FRONT END CARD

TOP SIDE





BOTTOM SIDE




FRONT END CARD

TOP SIDE



BOTTOM SIDE



FRONT END CARD




INTEGRATION IN THE READOUT CHAMBER



FRONT END CARD


FIRST PROTOTYPE




FINAL DESIGN

Pre-series production of 30 FEC (60% of one IROC) started.

Market survey for mass production will be concluded by end of June




FRONT END CARD




GLOBAL ARCHITECTURE

Each TPC Sector is served by 6 Readout Subsystems




READOUT CONTROL UNIT FIRST PROTOTYPE



PCI CARD (PLDa)

FPGA with PCI-core

DDL-SIU CONNECTOR




GTL Transceivers

PMC connectors


LEMO CONNECTOR
(L1, L2, RDOCLK, ADCCLK)

PMC CARD

FRONT END CARD + READOUT CONTROL UNIT




READOUT CONTROL UNIT SECOND PROTOTYPE




MOUNTING

SIDE VIEW



FRONT VIEW



FEE POWER:

◆ CHANNEL:	40 mW	◆ SECTOR:	832 W
◆ BOARD:	6.9 W	◆ TOTAL:	30.2 KW

SUMMARY

- ◆ **The TPC FEE consists of 4 basic components:**
 - PASA (40 000 chips)
 - ALTRO (40 000 chips)
 - FEC (4500 boards)
 - RCU (220 boards)

- ◆ **Production:**
 - ALTRO: Apr '02
 - PASA: Nov '02
 - FEC: Jan '03

- ◆ **A significant fraction of the complete electronics (5.000 channels) connected to the IROC will be tested during Summer '02**